diff options
| author | Dario Binacchi <dario.binacchi@amarulasolutions.com> | 2022-12-19 12:31:26 +0100 |
|---|---|---|
| committer | Sean Anderson <seanga2@gmail.com> | 2023-02-12 12:39:46 -0500 |
| commit | 4a18d2303927a22f356c9be102a2c8b4a3df43fa (patch) | |
| tree | bbb5b401545cdb4097d98f33da605ac7ff27efa7 /drivers/reset/reset-uclass.c | |
| parent | e02bf587d3140f35915bee17df63ef2cc60598bd (diff) | |
clk: imx8mn: fix imx8mn_enet_phy_sels clocks list
[backport from linux commit 2626cf67f20b28446dfc3a5b9493dd535cdb747b]
According to the "Clock Root" table of the reference manual (document
IMX8MNRM Rev 2, 07/2022):
Clock Root offset Source Select (CCM_TARGET_ROOTn[MUX])
... ... ...
ENET_PHY_REF_CLK_ROOT 0xAA80 000 - 24M_REF_CLK
001 - SYSTEM_PLL2_DIV20
010 - SYSTEM_PLL2_DIV8
011 - SYSTEM_PLL2_DIV5
100 - SYSTEM_PLL2_DIV2
101 - AUDIO_PLL1_CLK
110 - VIDEO_PLL_CLK
111 - AUDIO_PLL2_CLK
... ... ...
while the imx8mn_enet_phy_sels list didn't contained audio_pll1_out for
source select bits 101b.
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
Acked-by: Sean Anderson <seanga2@gmail.com>
Link: https://lore.kernel.org/r/20221219113127.528282-4-dario.binacchi@amarulasolutions.com
Diffstat (limited to 'drivers/reset/reset-uclass.c')
0 files changed, 0 insertions, 0 deletions