aboutsummaryrefslogtreecommitdiff
path: root/drivers/mtd/nand/raw/denali_spl.c
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2020-01-31 13:26:28 -0500
committerTom Rini <trini@konsulko.com>2020-01-31 13:26:28 -0500
commit80e99adbe47d1c8590f9b971ac52257fdc51a5ec (patch)
tree2da762e5bd632c832852fd3d3c18d8b7cdef9e38 /drivers/mtd/nand/raw/denali_spl.c
parent514d00e527320a96c682029f4982955700f1664b (diff)
parent76cd7d47fb8ac191553b741bb424e93c94ca759a (diff)
Merge tag 'uniphier-v2020.04-2' of https://gitlab.denx.de/u-boot/custodians/u-boot-uniphier
UniPhier SoC updates for v2020.04 (2nd) Denali NAND driver changes: - Set up more registers in denali-spl for SOCFPGA - Make clocks optional - Do not assert reset signals in the remove hook - associate SPARE_AREA_SKIP_BYTES with DT compatible - switch to UCLASS_MTD UniPhier platform changes: - fix a bug in dram_init() - specify loadaddr for "source" command
Diffstat (limited to 'drivers/mtd/nand/raw/denali_spl.c')
-rw-r--r--drivers/mtd/nand/raw/denali_spl.c7
1 files changed, 7 insertions, 0 deletions
diff --git a/drivers/mtd/nand/raw/denali_spl.c b/drivers/mtd/nand/raw/denali_spl.c
index dbaba3cab2..b8b29812aa 100644
--- a/drivers/mtd/nand/raw/denali_spl.c
+++ b/drivers/mtd/nand/raw/denali_spl.c
@@ -173,6 +173,13 @@ void nand_init(void)
page_size = readl(denali_flash_reg + DEVICE_MAIN_AREA_SIZE);
oob_size = readl(denali_flash_reg + DEVICE_SPARE_AREA_SIZE);
pages_per_block = readl(denali_flash_reg + PAGES_PER_BLOCK);
+
+ /* Do as denali_hw_init() does. */
+ writel(CONFIG_NAND_DENALI_SPARE_AREA_SKIP_BYTES,
+ denali_flash_reg + SPARE_AREA_SKIP_BYTES);
+ writel(0x0F, denali_flash_reg + RB_PIN_ENABLED);
+ writel(CHIP_EN_DONT_CARE__FLAG, denali_flash_reg + CHIP_ENABLE_DONT_CARE);
+ writel(0xffff, denali_flash_reg + SPARE_AREA_MARKER);
}
int nand_spl_load_image(uint32_t offs, unsigned int size, void *dst)