aboutsummaryrefslogtreecommitdiff
path: root/drivers/i2c/i2c-uclass.c
diff options
context:
space:
mode:
authorMarek Vasut <marex@denx.de>2023-07-06 23:32:27 +0200
committerPatrice Chotard <patrice.chotard@foss.st.com>2023-08-16 15:29:47 +0200
commitb58ab56d14f242850142a49e2a62a80389b3a11e (patch)
treeef1a1505b3b095580af008f0e4b4d90eff36465a /drivers/i2c/i2c-uclass.c
parentfc7bd99f6d2d732d70bb2191f69955ea335577c6 (diff)
ARM: stm32: Inhibit PDDS because CSTBYDIS is set
The PWR_MPUCR CSTBYDIS bit is set, therefore the CA cores can never enter CStandby state and would always end up in CStop state. Clear the PDDS bit, which indicates the CA cores can enter CStandby state as it makes little sense to keep it set with CSTBYDIS also set. This does however fix a problem too. When both PWR_MPUCR and PWR_MCUCR PDDS bits are set, then the chip enters CStandby state even though the PWR_MCUCR CSTBYDIS is set. Clearing the PWR_MPUCR PDDS prevents that from happening. Signed-off-by: Marek Vasut <marex@denx.de> Reviewed-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Diffstat (limited to 'drivers/i2c/i2c-uclass.c')
0 files changed, 0 insertions, 0 deletions