aboutsummaryrefslogtreecommitdiff
path: root/drivers/ddr
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2021-03-08 07:11:26 -0500
committerTom Rini <trini@konsulko.com>2021-03-08 07:41:40 -0500
commitb0a75dda7e542c9ddea685ceb2251118638829d5 (patch)
treee08d4455441a4c1391264f3def8d71354510633a /drivers/ddr
parent90964ab5acb29ec6617a9ff340886230b2fce8c7 (diff)
parent9773ebcfbca23c7d6fe1dc202913b005bc23cc89 (diff)
Merge branch 'v2021.04-rc4' of https://github.com/lftan/u-boot
- Add VAB support
Diffstat (limited to 'drivers/ddr')
-rw-r--r--drivers/ddr/altera/Kconfig6
1 files changed, 3 insertions, 3 deletions
diff --git a/drivers/ddr/altera/Kconfig b/drivers/ddr/altera/Kconfig
index 8f590dc5f6..4660d20def 100644
--- a/drivers/ddr/altera/Kconfig
+++ b/drivers/ddr/altera/Kconfig
@@ -1,8 +1,8 @@
config SPL_ALTERA_SDRAM
bool "SoCFPGA DDR SDRAM driver in SPL"
depends on SPL
- depends on TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10 || TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
- select RAM if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
- select SPL_RAM if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
+ depends on TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10 || TARGET_SOCFPGA_SOC64
+ select RAM if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_SOC64
+ select SPL_RAM if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_SOC64
help
Enable DDR SDRAM controller for the SoCFPGA devices.