aboutsummaryrefslogtreecommitdiff
path: root/board/freescale/imx8ulp_evk/lpddr4_timing_266.c
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2023-03-31 12:50:34 -0400
committerTom Rini <trini@konsulko.com>2023-03-31 12:50:34 -0400
commit942ac73afc37fb98695af4489ea1549c21615a5e (patch)
treebe4a122569d256f3c82392ca4a9c5f15fcc3636b /board/freescale/imx8ulp_evk/lpddr4_timing_266.c
parentb8deed53fe6a55ef76b4f9038bb419a9c853a9fa (diff)
parentf216580b642c7244aeb3619aeceecb331e025ad3 (diff)
Merge tag 'u-boot-imx-next-20230331' of https://gitlab.denx.de/u-boot/custodians/u-boot-imx into next
u-boot-imx-next-20230331 for next --------------------------------- CI: https://source.denx.de/u-boot/custodians/u-boot-imx/-/pipelines/15819 i.MX patches queued for next: - Conversions to DM_SERIAL - Fixes for Toradex boards - Gateworks Boards - i.MX8ULP - EQoS support / fixes, changes in boards
Diffstat (limited to 'board/freescale/imx8ulp_evk/lpddr4_timing_266.c')
-rw-r--r--board/freescale/imx8ulp_evk/lpddr4_timing_266.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/board/freescale/imx8ulp_evk/lpddr4_timing_266.c b/board/freescale/imx8ulp_evk/lpddr4_timing_266.c
index e48cb965c1..7945760146 100644
--- a/board/freescale/imx8ulp_evk/lpddr4_timing_266.c
+++ b/board/freescale/imx8ulp_evk/lpddr4_timing_266.c
@@ -197,8 +197,8 @@ struct dram_cfg_param ddr_ctl_cfg[] = {
{ 0x2e0604c8, 0x8000f00 }, /* 306 */
{ 0x2e0604cc, 0xa08 }, /* 307 */
{ 0x2e0604d0, 0x1010101 }, /* 308 */
- { 0x2e0604d4, 0x102 }, /* 309 */
- { 0x2e0604d8, 0x404 }, /* 310 */
+ { 0x2e0604d4, 0x01000102 }, /* 309 */
+ { 0x2e0604d8, 0x00000101 }, /* 310 */
{ 0x2e0604dc, 0x40400 }, /* 311 */
{ 0x2e0604e0, 0x4040000 }, /* 312 */
{ 0x2e0604e4, 0x4000000 }, /* 313 */
@@ -395,7 +395,7 @@ struct dram_cfg_param ddr_ctl_cfg[] = {
{ 0x2e0608e0, 0x30f0f }, /* 568 */
{ 0x2e0608e4, 0xffffffff }, /* 569 */
{ 0x2e0608e8, 0x32070f0f }, /* 570 */
- { 0x2e0608ec, 0x1320001 }, /* 571 */
+ { 0x2e0608ec, 0x1320000 }, /* 571 */
{ 0x2e0608f0, 0x13200 }, /* 572 */
{ 0x2e0608f4, 0x132 }, /* 573 */
{ 0x2e0608fc, 0x1d1b0000 }, /* 575 */