diff options
author | Tom Rini <trini@konsulko.com> | 2023-02-12 15:25:09 -0500 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2023-02-12 15:25:09 -0500 |
commit | 386e77cda8b690dbf5b2b7c828b3313205e5078c (patch) | |
tree | 50308d557caee50e8decc77f4be5ddfdeabcc9cb /board/cssi/cmpc885/nand.c | |
parent | 0d91c88230fe8bd9f8d39ca2ab69cd6282e9f949 (diff) | |
parent | 6a8c36b936ab69a7521ec1ecfd20f7b85f7f59c5 (diff) |
Merge branch 'for-2023.04' of https://source.denx.de/u-boot/custodians/u-boot-mpc8xx
- A fix for a long standing bug that has been exposed by commit
50128aeb0f8 ("cyclic: get rid of cyclic_init()") preventing 8xx boards
from booting since u-boot 2023.01
- A GPIO driver for powerpc 8xx chip
- Fixup for powerpc 8xx SPI driver
- A new powerpc 8xx board
- The two devices having that board.
Diffstat (limited to 'board/cssi/cmpc885/nand.c')
-rw-r--r-- | board/cssi/cmpc885/nand.c | 47 |
1 files changed, 47 insertions, 0 deletions
diff --git a/board/cssi/cmpc885/nand.c b/board/cssi/cmpc885/nand.c new file mode 100644 index 0000000000..38100046df --- /dev/null +++ b/board/cssi/cmpc885/nand.c @@ -0,0 +1,47 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2010-2020 CS Group + * Florent Trinh Thai <florent.trinh-thai@c-s.fr> + * Christophe Leroy <christophe.leroy@c-s.fr> + * Charles Frey <charles.frey@c-s.fr> + */ + +#include <config.h> +#include <common.h> +#include <nand.h> +#include <linux/bitops.h> +#include <linux/mtd/rawnand.h> +#include <asm/io.h> + +#define BIT_CLE BIT(3) +#define BIT_ALE BIT(2) +#define BIT_NCE BIT(0) + +static u32 nand_mask(unsigned int ctrl) +{ + return ((ctrl & NAND_CLE) ? BIT_CLE : 0) | + ((ctrl & NAND_ALE) ? BIT_ALE : 0) | + (!(ctrl & NAND_NCE) ? BIT_NCE : 0); +} + +static void nand_hwcontrol(struct mtd_info *mtdinfo, int cmd, unsigned int ctrl) +{ + immap_t __iomem *immr = (immap_t __iomem *)CONFIG_SYS_IMMR; + struct nand_chip *chip = mtd_to_nand(mtdinfo); + + if (ctrl & NAND_CTRL_CHANGE) + clrsetbits_be16(&immr->im_ioport.iop_pddat, + BIT_CLE | BIT_ALE | BIT_NCE, nand_mask(ctrl)); + + if (cmd != NAND_CMD_NONE) + out_8(chip->IO_ADDR_W, cmd); +} + +int board_nand_init(struct nand_chip *chip) +{ + chip->chip_delay = 60; + chip->ecc.mode = NAND_ECC_SOFT; + chip->cmd_ctrl = nand_hwcontrol; + + return 0; +} |