aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/mach-socfpga/misc_s10.c
diff options
context:
space:
mode:
authorLey Foon Tan <ley.foon.tan@intel.com>2020-09-09 11:34:30 +0800
committerLey Foon Tan <ley.foon.tan@intel.com>2020-10-09 17:53:15 +0800
commit963e17ab466a1f317a0839912c67d488a2aac801 (patch)
tree2a77c75b7300b410432a5925ad0aa2a442854d36 /arch/arm/mach-socfpga/misc_s10.c
parent98c28a79b44ef7b008091f7a5aa4f1a76e1d602b (diff)
tools: socfpgaimage: Add check params function for Arria 10 (v1)
Add check params function for Arria 10 (header v1). From [1] page 42, entry point offset should be 4 bytes aligned and any value smaller than 0x14 is invalid. Rename existing socfpgaimage_check_params() for v0. [1]: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_soc_eds.pdf Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
Diffstat (limited to 'arch/arm/mach-socfpga/misc_s10.c')
0 files changed, 0 insertions, 0 deletions